"A novel minloop SB design to improve FPGA routability."

JIanDe Yu, Jinmei Lai (2009)

> Home

Details and statistics

DOI: 10.1145/1508128.1508202

access: closed

type: Conference or Workshop Paper

metadata version: 2025-03-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/fpga/YuL09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/fpga/YuL09
JIanDe Yu, Jinmei Lai:
A novel minloop SB design to improve FPGA routability. FPGA 2009: 286

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.