"High-speed low-area-cost VLSI design of polar codes encoder architecture ..."

Xin-Yu Shih, Po-Chun Huang, Yu-Chun Chen (2016)

> Home

Details and statistics

DOI: 10.1109/GCCE.2016.7800526

access: closed

type: Conference or Workshop Paper

metadata version: 2023-09-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/gcce/ShihHC16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/gcce/ShihHC16
Xin-Yu Shih, Po-Chun Huang, Yu-Chun Chen:
High-speed low-area-cost VLSI design of polar codes encoder architecture using radix-k processing engines. GCCE 2016: 1-2

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.