"A Tile-based Interconnect Model for FPGA Architecture Exploration."

Chengyu Hu et al. (2020)

Details and statistics

DOI: 10.1145/3386263.3406927

access: closed

type: Conference or Workshop Paper

metadata version: 2022-02-09

a service of  Schloss Dagstuhl - Leibniz Center for Informatics