"An Effective Test Method for Block RAMs in Heterogeneous FPGAs Based on a ..."

Wei Xiong et al. (2022)

> Home

Details and statistics

DOI: 10.1145/3526241.3530317

access: closed

type: Conference or Workshop Paper

metadata version: 2025-03-06

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/glvlsi/XiongLSLLWLQ22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/glvlsi/XiongLSLLWLQ22
Wei Xiong, Yanze Li, Changpeng Sun, Huanlin Luo, Jiafeng Liu, Jian Wang, Jinmei Lai, Gang Qu:
An Effective Test Method for Block RAMs in Heterogeneous FPGAs Based on a Novel Partial Bitstream Relocation Technique. ACM Great Lakes Symposium on VLSI 2022: 275-280

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.