"Timing yield optimization via discrete gate sizing using globally-informed ..."

Shantanu Dutt, Huan Ren (2010)

> Home

Details and statistics

DOI: 10.1109/ICCAD.2010.5654205

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/iccad/DuttR10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccad/DuttR10
Shantanu Dutt, Huan Ren:
Timing yield optimization via discrete gate sizing using globally-informed delay PDFs. ICCAD 2010: 570-577

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.