"Counter-based residue arithmetic circuit for easily testable VLSI digital ..."

Nobuhiro Tomabechi (1989)

> Home

Details and statistics

DOI: 10.1109/ICCD.1989.63388

access: closed

type: Conference or Workshop Paper

metadata version: 2021-07-28

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iccd/Tomabechi89
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iccd/Tomabechi89
Nobuhiro Tomabechi:
Counter-based residue arithmetic circuit for easily testable VLSI digital signal processing systems. ICCD 1989: 362-365

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.