"A reconfigurable parallel FPGA accelerator for the kernel affine ..."

Xiaowei Ren et al. (2015)

> Home

Details and statistics

DOI: 10.1109/ICDSP.2015.7252008

access: closed

type: Conference or Workshop Paper

metadata version: 2020-08-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icdsp/RenYCZR15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icdsp/RenYCZR15
Xiaowei Ren, Qihang Yu, Badong Chen, Nanning Zheng, Pengju Ren:
A reconfigurable parallel FPGA accelerator for the kernel affine projection algorithm. DSP 2015: 906-910

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.