Stop the war!

Остановите войну!

for scientists:

default search action

combined dblp search
author search
venue search
publication search

ask others

"A 32-bit carry lookahead adder design using complementary all-N-transistor ..."

Gang-Neng Sung, Chun-Ying Juan, Chua-Chin Wang (2008)

> Home

Details and statistics

DOI: 10.1109/ICECS.2008.4674951

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-23

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icecsys/SungJW08
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icecsys/SungJW08
Gang-Neng Sung, Chun-Ying Juan, Chua-Chin Wang:
A 32-bit carry lookahead adder design using complementary all-N-transistor logic. ICECS 2008: 706-709

a service of

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.