"A low-power all-digital PLL architecture based on phase prediction."

Jingcheng Zhuang, Robert Bogdan Staszewski (2012)

> Home

Details and statistics

DOI: 10.1109/ICECS.2012.6463539

access: closed

type: Conference or Workshop Paper

metadata version: 2019-06-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/icecsys/ZhuangS12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/icecsys/ZhuangS12
Jingcheng Zhuang, Robert Bogdan Staszewski:
A low-power all-digital PLL architecture based on phase prediction. ICECS 2012: 797-800

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.