"Accurate delay model and experimental verification for current/voltage ..."

Rizwan Bashirullah, Wentai Liu, Ralph K. Cavin III (2003)

> Home

Details and statistics

DOI: 10.1109/ISCAS.2003.1206221

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iscas/BashirullahLC03
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/BashirullahLC03
Rizwan Bashirullah, Wentai Liu, Ralph K. Cavin III:
Accurate delay model and experimental verification for current/voltage mode on-chip interconnects. ISCAS (5) 2003: 169-172

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.