"Area efficient, high speed parallel counter circuits using charge ..."

Peter Celinski, Derek Abbott, Sorin Dan Cotofana (2003)

> Home

Details and statistics

DOI: 10.1109/ISCAS.2003.1206239

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iscas/CelinskiAC03
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/CelinskiAC03
Peter Celinski, Derek Abbott, Sorin Dan Cotofana:
Area efficient, high speed parallel counter circuits using charge recycling threshold logic. ISCAS (5) 2003: 233-236

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.