"A dual-pulse-clock double edge triggered flip-flop for low voltage and ..."

Kuo-Hsing Cheng, Yung-Hsiang Lin (2003)

> Home

Details and statistics

DOI: 10.1109/ISCAS.2003.1206304

access: closed

type: Conference or Workshop Paper

metadata version: 2017-05-26

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iscas/ChengL03
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/ChengL03
Kuo-Hsing Cheng, Yung-Hsiang Lin:
A dual-pulse-clock double edge triggered flip-flop for low voltage and high speed application. ISCAS (5) 2003: 425-428

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.