"Hardware transactional memory on multi-processor FPGA platform."

Jeevan Sirkunan et al. (2014)

> Home

Details and statistics

DOI: 10.1109/ISCAS.2014.6865741

access: closed

type: Conference or Workshop Paper

metadata version: 2020-10-25

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/iscas/SirkunanOSHM14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/iscas/SirkunanOSHM14
Jeevan Sirkunan, Chia Yee Ooi, Nasir Shaikh-Husin, Yuan Wen Hau, Muhammad Nadzir Marsono:
Hardware transactional memory on multi-processor FPGA platform. ISCAS 2014: 2744-2747

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.