"A fully pipelined implementation of Monte Carlo based SSTA on FPGAs."

Hiroshi Yuasa et al. (2011)

> Home

Details and statistics

DOI: 10.1109/ISQED.2011.5770818

access: closed

type: Conference or Workshop Paper

metadata version: 2024-06-17

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isqed/YuasaTOS11
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isqed/YuasaTOS11
Hiroshi Yuasa, Hiroshi Tsutsui, Hiroyuki Ochi, Takashi Sato:
A fully pipelined implementation of Monte Carlo based SSTA on FPGAs. ISQED 2011: 785-790

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.