"A 65nm low-power embedded DRAM with extended data-retention sleep mode."

Takeshi Nagai et al. (2006)

> Home

Details and statistics

DOI: 10.1109/ISSCC.2006.1696093

access: closed

type: Conference or Workshop Paper

metadata version: 2020-06-09

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isscc/NagaiWIKSTIMTHM06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isscc/NagaiWIKSTIMTHM06
Takeshi Nagai, Masaharu Wada, Hitoshi Iwai, Mariko Kaku, Atsushi Suzuki, Tomohisa Takai, Naoko Itoga, Takayuki Miyazaki, Hiroyuki Takenaka, Takehiko Hojo, Shinji Miyano:
A 65nm low-power embedded DRAM with extended data-retention sleep mode. ISSCC 2006: 567-576

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.