"Artificial Neural Network Implementation on a Single FPGA of a Pipelined ..."

Rafael Gadea Gironés et al. (2000)

> Home

Details and statistics

DOI: 10.1109/ISSS.2000.874054

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/isss/GironesCBS00
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isss/GironesCBS00
Rafael Gadea Gironés, Joaquín Cerdá, Francisco José Ballester-Merelo, Antonio Mocholí Salcedo:
Artificial Neural Network Implementation on a Single FPGA of a Pipelined On-Line Backpropagation. ISSS 2000: 225-230

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.