"Workload-Aware Power Gating Design and Run-Time Management for Massively ..."

Kapil Dev et al. (2016)

> Home

Details and statistics

DOI: 10.1109/ISVLSI.2016.60

access: closed

type: Conference or Workshop Paper

metadata version: 2024-10-06

- view
  authority control:
- export record
  dblp key:
  - conf/isvlsi/DevRPHB16
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isvlsi/DevRPHB16
Kapil Dev, Sherief Reda, Indrani Paul, Wei Huang, Wayne P. Burleson:
Workload-Aware Power Gating Design and Run-Time Management for Massively Parallel GPGPUs. ISVLSI 2016: 242-247

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.