"On-Chip Instruction Generation for Cross-Layer CNN Accelerator on FPGA."

Yiming Hu et al. (2019)

> Home

Details and statistics

DOI: 10.1109/ISVLSI.2019.00011

access: closed

type: Conference or Workshop Paper

metadata version: 2024-02-21

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isvlsi/HuLY0Y19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isvlsi/HuLY0Y19
Yiming Hu, Shuang Liang, Jincheng Yu, Yu Wang, Huazhong Yang:
On-Chip Instruction Generation for Cross-Layer CNN Accelerator on FPGA. ISVLSI 2019: 7-12

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.