"Exploration and Exploitation of Dual Timing Margins for Improving Power ..."

Ning-Chi Huang, Yu-Guang Chen, Kai-Chiang Wu (2019)

> Home

Details and statistics

DOI: 10.1109/ISVLSI.2019.00048

access: closed

type: Conference or Workshop Paper

metadata version: 2019-09-24

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/isvlsi/HuangCW19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isvlsi/HuangCW19
Ning-Chi Huang, Yu-Guang Chen, Kai-Chiang Wu:
Exploration and Exploitation of Dual Timing Margins for Improving Power Efficiency of Variable-Latency Designs. ISVLSI 2019: 218-223

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.