"A novel optimization method for reversible logic circuit minimization."

Matthew Morrison, Nagarajan Ranganathan (2013)

> Home

Details and statistics

DOI: 10.1109/ISVLSI.2013.6654656

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/isvlsi/MorrisonR13
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/isvlsi/MorrisonR13
Matthew Morrison, Nagarajan Ranganathan:
A novel optimization method for reversible logic circuit minimization. ISVLSI 2013: 182-187

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.