"A Low-Power 2-Dimensional Bypassing Multiplier Using 0.35 um CMOS Technology."

Chua-Chin Wang, Gang-Neng Sung (2006)

Details and statistics

DOI: 10.1109/ISVLSI.2006.5

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

a service of  Schloss Dagstuhl - Leibniz Center for Informatics