"GRAPE-MPs: Implementation of an SIMD for ..."

Naohito Nakasato et al. (2012)

> Home

Details and statistics

DOI: 10.1109/MCSOC.2012.31

access: closed

type: Conference or Workshop Paper

metadata version: 2023-06-26

- view
  authority control:
- export record
  dblp key:
  - conf/mcsoc/NakasatoDFKMIY12
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/mcsoc/NakasatoDFKMIY12
Naohito Nakasato, Hiroshi Daisaka, Toshiyuki Fukushige, Atsushi Kawai, Junichiro Makino, Tadashi Ishikawa, Fukuko Yuasa:
GRAPE-MPs: Implementation of an SIMD for Quadruple/Hexuple/Octuple-Precision Arithmetic Operation on a Structured ASIC and an FPGA. MCSoC 2012: 75-83

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.