"3D Logic Cells Design and Results Based on Vertical NWFET Technology ..."

Arnaud Poittevin et al. (2020)

> Home

Details and statistics

DOI: 10.1007/978-3-030-81641-4_14

access: closed

type: Conference or Workshop Paper

metadata version: 2023-09-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsi/PoittevinMOMLDB20
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsi/PoittevinMOMLDB20
Arnaud Poittevin, Chhandak Mukherjee, Ian O'Connor, Cristell Maneux, Guilhem Larrieu, Marina Deng, Sébastien Le Beux, François Marc, Aurélie Lecestre, Cédric Marchand, Abhishek Kumar:
3D Logic Cells Design and Results Based on Vertical NWFET Technology Including Tied Compact Model. VLSI-SoC (Selected Papers) 2020: 301-321

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.