"An 8nm All-Digital 7.3Gb/s/pin LPDDR5 PHY with an Approximate Delay ..."

Kwanyeob Chae et al. (2019)
a service of Schloss Dagstuhl - Leibniz Center for Informatics