"A 56-Gb/s 8-mW PAM4 CDR/DMUX with High Jitter Tolerance."

Guanrong Hou, Behzad Razavi (2021)

> Home

Details and statistics

DOI: 10.23919/VLSICIRCUITS52068.2021.9492414

access: closed

type: Conference or Workshop Paper

metadata version: 2021-08-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsic/HouR21
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsic/HouR21
Guanrong Hou, Behzad Razavi:
A 56-Gb/s 8-mW PAM4 CDR/DMUX with High Jitter Tolerance. VLSI Circuits 2021: 1-2

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.