"Detection and Generation of Self-Timed Pipelines from High Level ..."

Fu-Chiung Cheng, Shu-Ming Chang, Chi-Huam Shieh (2007)

> Home

Details and statistics

DOI: 10.1109/VLSID.2007.66

access: closed

type: Conference or Workshop Paper

metadata version: 2023-03-24

- view
  authority control:
- export record
  dblp key:
  - conf/vlsid/ChengCS07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsid/ChengCS07
Fu-Chiung Cheng, Shu-Ming Chang, Chi-Huam Shieh:
Detection and Generation of Self-Timed Pipelines from High Level Specifications. VLSI Design 2007: 413-418

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.