"A 4.6pJ/b 64Gb/s Transceiver Enabling PCIe 6.0 and CXL 3.0 in Intel 3 CMOS ..."

Dong-Myung Choi et al. (2024)

> Home

Details and statistics

DOI: 10.1109/VLSITECHNOLOGYANDCIR46783.2024.10631462

access: closed

type: Conference or Workshop Paper

metadata version: 2024-10-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - conf/vlsit/ChoiDNLJLHPDVTN24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/conf/vlsit/ChoiDNLJLHPDVTN24
Dong-Myung Choi, Yikui Dong, Roan Nicholson, Frank Liu, Wenyan Jia, Vadim Levin, Mike He, Sameer Pradhan, Jieqiong Du, Michael De Vita, Amanda Tran, Reza Navid, Sitaraman Iyer, Rui Song:
A 4.6pJ/b 64Gb/s Transceiver Enabling PCIe 6.0 and CXL 3.0 in Intel 3 CMOS Technology. VLSI Technology and Circuits 2024: 1-2

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.