"A standard cell phase locked loop design, analysis and high-level ..."

Yalçin Balcioglu, Günhan Dündar (2017)

Details and statistics

DOI: 10.1016/J.VLSI.2017.04.001

access: closed

type: Journal Article

metadata version: 2021-05-24

a service of  Schloss Dagstuhl - Leibniz Center for Informatics