"A buffer planning algorithm for chip-level floorplanning."

Song Chen et al. (2004)

> Home

Details and statistics

DOI: 10.1360/03YF0028

access: closed

type: Journal Article

metadata version: 2020-05-18

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/chinaf/ChenHDMCCJ04
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/chinaf/ChenHDMCCJ04
Song Chen, Xianlong Hong, Sheqin Dong, Yuchun Ma, Yici Cai, Chung-Kuan Cheng, Jun Gu:
A buffer planning algorithm for chip-level floorplanning. Sci. China Ser. F Inf. Sci. 47(6): 763-776 (2004)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.