"Instruction scheduling and transformation for a VLIW unified reduced ..."

Cheng-Yu Lee, Min-Chin Hung, Rong-Guey Chang (2014)

> Home

Details and statistics

DOI: 10.1002/CPE.2954

access: closed

type: Journal Article

metadata version: 2020-03-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/concurrency/LeeHC14
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/concurrency/LeeHC14
Cheng-Yu Lee, Min-Chin Hung, Rong-Guey Chang:
Instruction scheduling and transformation for a VLIW unified reduced instruction set computer/digital signal processor processor with shared register architecture. Concurr. Comput. Pract. Exp. 26(1): 134-151 (2014)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.