"Stability Analysis for Fast Settling Switched Digital Phase-Locked Loops ..."

Zeeshan Ali et al. (2023)

> Home

Details and statistics

DOI: 10.1109/LCSYS.2023.3242830

access: closed

type: Journal Article

metadata version: 2025-09-16

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/csysl/AliPRAPG23
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/csysl/AliPRAPG23
Zeeshan Ali, Pallavi Paliwal, Phani Raj, Deepak Anand, Debasattam Pal, Shalabh Gupta:
Stability Analysis for Fast Settling Switched Digital Phase-Locked Loops (DPLLs). IEEE Control. Syst. Lett. 7: 1393-1398 (2023)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.