"A Dependable SRAM with 7T/14T Memory Cells."

Hidehiro Fujiwara et al. (2009)

> Home

Details and statistics

DOI: 10.1587/TRANSELE.E92.C.423

access: closed

type: Journal Article

metadata version: 2024-03-11

- view
  authority control:
- export record
  dblp key:
  - journals/ieicet/FujiwaraOINKY09
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ieicet/FujiwaraOINKY09
Hidehiro Fujiwara, Shunsuke Okumura, Yusuke Iguchi, Hiroki Noguchi, Hiroshi Kawaguchi, Masahiko Yoshimoto:
A Dependable SRAM with 7T/14T Memory Cells. IEICE Trans. Electron. 92-C(4): 423-432 (2009)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.