"Gate-Level Register Relocation in Generalized Synchronous Framework for ..."

Yukihide Kohira, Atsushi Takahashi (2007)

> Home

Details and statistics

DOI: 10.1093/IETFEC/E90-A.4.800

access: closed

type: Journal Article

metadata version: 2023-05-01

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/ieicet/KohiraT07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ieicet/KohiraT07
Yukihide Kohira, Atsushi Takahashi:
Gate-Level Register Relocation in Generalized Synchronous Framework for Clock Period Minimization. IEICE Trans. Fundam. Electron. Commun. Comput. Sci. 90-A(4): 800-807 (2007)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.