"Navigating Register Placement for Low Power Clock Network Design."

Yongqiang Lu et al. (2005)

> Home

Details and statistics

DOI: 10.1093/IETFEC/E88-A.12.3405

access: closed

type: Journal Article

metadata version: 2025-11-20

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/ieicet/LuSHZCHH05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ieicet/LuSHZCHH05
Yongqiang Lu, Chin Ngai Sze, Xianlong Hong, Qiang Zhou, Yici Cai, Liang Huang, Jiang Hu:
Navigating Register Placement for Low Power Clock Network Design. IEICE Trans. Fundam. Electron. Commun. Comput. Sci. 88-A(12): 3405-3411 (2005)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.