"Modeling and Simulation of Via-Connected Power Bus Stacks in Multilayer PCBs."

Zhi Liang Wang et al. (2005)

> Home

Details and statistics

DOI: 10.1093/IETCOM/E88-B.8.3176

access: closed

type: Journal Article

metadata version: 2022-10-02

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/ieicet/WangWHYTK05
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/ieicet/WangWHYTK05
Zhi Liang Wang, Osami Wada, Takashi Harada, Takahiro Yaguchi, Yoshitaka Toyota, Ryuji Koga:
Modeling and Simulation of Via-Connected Power Bus Stacks in Multilayer PCBs. IEICE Trans. Commun. 88-B(8): 3176-3181 (2005)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.