"Wrapper design for the reuse of a bus, network-on-chip, or other ..."

Alexandre M. Amory et al. (2007)

> Home

Details and statistics

DOI: 10.1049/IET-CDT:20060152

access: closed

type: Journal Article

metadata version: 2024-02-05

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/iet-cdt/AmoryGMLM07
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/iet-cdt/AmoryGMLM07
Alexandre M. Amory, Kees Goossens, Erik Jan Marinissen, Marcelo Lubaszewski, Fernando Moraes:
Wrapper design for the reuse of a bus, network-on-chip, or other functional interconnect as test access mechanism. IET Comput. Digit. Tech. 1(3): 197-206 (2007)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.