"Identifying Legal and Illegal States in Synchronous Sequential Circuits ..."

Eduardas Bareisa, Kestutis Motiejunas, Rimantas Seinauskas (2003)

> Home

Details and statistics

DOI: —

access: closed

type: Journal Article

metadata version: 2020-05-26

- view
  - electronic edition @ iospress.com
- export record
  dblp key:
  - journals/informaticaLT/BareisaMS03
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/informaticaLT/BareisaMS03
Eduardas Bareisa, Kestutis Motiejunas, Rimantas Seinauskas:
Identifying Legal and Illegal States in Synchronous Sequential Circuits Using Test Generation. Informatica 14(2): 135-154 (2003)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.