"A low power and PVT variation tolerant mux-latch for serializer interface ..."

Mithilesh Kumar et al. (2022)

> Home

Details and statistics

DOI: 10.1016/J.VLSI.2022.08.008

access: closed

type: Journal Article

metadata version: 2022-12-07

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/integration/KumarMMRB22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/integration/KumarMMRB22
Mithilesh Kumar, Alak Majumder, Abir J. Mondal, Arijit Raychowdhury, Bidyut K. Bhattacharyya:
A low power and PVT variation tolerant mux-latch for serializer interface and on-chip serial link. Integr. 87: 364-377 (2022)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.