"Timing-constrained power minimization in VLSI circuits by simultaneous ..."

Konstantin Moiseev, Shmuel Wimer, Avinoam Kolodny (2015)

> Home

Details and statistics

DOI: 10.1016/J.VLSI.2014.03.002

access: closed

type: Journal Article

metadata version: 2020-02-20

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/integration/MoiseevWK15
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/integration/MoiseevWK15
Konstantin Moiseev, Shmuel Wimer, Avinoam Kolodny:
Timing-constrained power minimization in VLSI circuits by simultaneous multilayer wire spacing. Integr. 48: 116-128 (2015)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.