"Power Gated-SRAM and novel header-footer multiplexer based ultra low power ..."

Meeniga Srikanth Reddy, Debanjali Nath, Debajit Deb (2026)

> Home

Details and statistics

DOI: 10.1016/J.VLSI.2025.102566

access: closed

type: Journal Article

metadata version: 2025-10-15

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/integration/ReddyND26
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/integration/ReddyND26
Meeniga Srikanth Reddy, Debanjali Nath, Debajit Deb:
Power Gated-SRAM and novel header-footer multiplexer based ultra low power Look-Up Table design. Integr. 106: 102566 (2026)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.