"Witelo: Automated generation and timing characterization of ..."

Roberto Sierra, Carlos Carreras, Gabriel Caffarena (2019)

> Home

Details and statistics

DOI: 10.1016/J.VLSI.2019.05.001

access: closed

type: Journal Article

metadata version: 2025-01-19

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/integration/SierraCC19
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/integration/SierraCC19
Roberto Sierra, Carlos Carreras, Gabriel Caffarena:
Witelo: Automated generation and timing characterization of distributed-control macroblocks for high-performance FPGA designs. Integr. 68: 1-11 (2019)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.