"Reducing signal timing variations in inter-core busses."

Bassel Soudan (2010)

> Home

Details and statistics

DOI: 10.1016/J.VLSI.2009.09.002

access: closed

type: Journal Article

metadata version: 2020-02-20

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/integration/Soudan10
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/integration/Soudan10
Bassel Soudan:
Reducing signal timing variations in inter-core busses. Integr. 43(2): 237-249 (2010)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.