"Optimal gate-matrix layout of CMOS functional cells."

C. C. Su, Majid Sarrafzadeh (1990)

> Home

Details and statistics

DOI: 10.1016/0167-9260(90)90003-J

access: closed

type: Journal Article

metadata version: 2020-02-20

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/integration/SuS90
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/integration/SuS90
C. C. Su, Majid Sarrafzadeh:
Optimal gate-matrix layout of CMOS functional cells. Integr. 9(1): 3-23 (1990)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.