"Real-time emulation of block-based analog circuits on an FPGA."

Philipp Tertel, Lars Hedrich (2018)

> Home

Details and statistics

DOI: 10.1016/J.VLSI.2018.01.008

access: closed

type: Journal Article

metadata version: 2020-02-20

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/integration/TertelH18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/integration/TertelH18
Philipp Tertel, Lars Hedrich:
Real-time emulation of block-based analog circuits on an FPGA. Integr. 63: 373-382 (2018)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.