"A 15.13 mW 3.2 GHz 8-bit carry look-ahead adder using single-phase ..."

Chua-Chin Wang et al. (2024)

> Home

Details and statistics

DOI: 10.1016/J.VLSI.2024.102234

access: closed

type: Journal Article

metadata version: 2025-03-03

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/integration/WangCKJV24
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/integration/WangCKJV24
Chua-Chin Wang, L. S. S. Pavan Kumar Chodisetti, Durga Srikanth Kamarajugadda, Oliver Lexter July A. Jose, Pradyumna Vellanki:
A 15.13 mW 3.2 GHz 8-bit carry look-ahead adder using single-phase all-N-transistor logic. Integr. 98: 102234 (2024)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.