"An improved reconfigurable logic in resistive random access memory."

Yi Zhao et al. (2022)

> Home

Details and statistics

DOI: 10.1016/J.VLSI.2022.07.005

access: closed

type: Journal Article

metadata version: 2024-08-07

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/integration/ZhaoCLWL22
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/integration/ZhaoCLWL22
Yi Zhao, Hui Chen, Peng Liu, Jigang Wu, Dongxiang Luo:
An improved reconfigurable logic in resistive random access memory. Integr. 87: 169-175 (2022)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.