"A CMOS clock recovery circuit for 2.5-Gb/s NRZ data."

Seema Butala Anand, Behzad Razavi (2001)

> Home

Details and statistics

DOI: 10.1109/4.910482

access: closed

type: Journal Article

metadata version: 2022-04-04

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/AnandR01
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/AnandR01
Seema Butala Anand, Behzad Razavi:
A CMOS clock recovery circuit for 2.5-Gb/s NRZ data. IEEE J. Solid State Circuits 36(3): 432-439 (2001)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.