"A 4 + 2T SRAM for Searching and In-Memory Computing With 0.3-V VDDmin."

Qing Dong et al. (2018)

> Home

Details and statistics

DOI: 10.1109/JSSC.2017.2776309

access: closed

type: Journal Article

metadata version: 2020-08-30

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/DongJSKKHMYBS18
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/DongJSKKHMYBS18
Qing Dong, Supreet Jeloka, Mehdi Saligane, Yejoong Kim, Masaru Kawaminami, Akihiko Harada, Satoru Miyoshi, Makoto Yasuda, David T. Blaauw, Dennis Sylvester:
A 4 + 2T SRAM for Searching and In-Memory Computing With 0.3-V VDDmin. IEEE J. Solid State Circuits 53(4): 1006-1015 (2018)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.