"A 10-bit 400-MS/s 160-mW 0.13-μm CMOS dual-channel pipeline ADC ..."

Seung-Chul Lee et al. (2006)

> Home

Details and statistics

DOI: 10.1109/JSSC.2006.873862

access: closed

type: Journal Article

metadata version: 2021-10-22

- view
  - electronic edition via DOI
  - unpaywalled version
  authority control:
- export record
  dblp key:
  - journals/jssc/LeeKKKL06
- ask others
- share record
  persistent URL:
  - https://dblp.org/rec/journals/jssc/LeeKKKL06
Seung-Chul Lee, Kwi-Dong Kim, Jong-Kee Kwon, Jongdae Kim, Seung-Hoon Lee:
A 10-bit 400-MS/s 160-mW 0.13-μm CMOS dual-channel pipeline ADC without channel mismatch calibration. IEEE J. Solid State Circuits 41(7): 1596-1605 (2006)

manage site settings

To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.