default search action
"A 100 MS/s, 10.5 Bit, 2.46 mW Comparator-Less Pipeline ADC Using ..."
Yong Lim, Michael P. Flynn (2015)
- Yong Lim, Michael P. Flynn:
A 100 MS/s, 10.5 Bit, 2.46 mW Comparator-Less Pipeline ADC Using Self-Biased Ring Amplifiers. IEEE J. Solid State Circuits 50(10): 2331-2341 (2015)
manage site settings
To protect your privacy, all features that rely on external API calls from your browser are turned off by default. You need to opt-in for them to become active. All settings here will be stored as cookies with your web browser. For more information see our F.A.Q.